Dual-line serial control sound processor IC BH3866AS

The BH3866AS is a signal processing IC developed for the control of volume and tone quality in TV equipment. Since dual-line serial control (I²C BUS) is used, the volume level and tone quality in TV equipment can be changed using signals such as those from a microcomputer or similar device.

Applications

DVDs, personal computers, high-vision TVs, karaoke sets, digital broadcasts, CATVs, and other TV equipment

Features

- 1) 3-channel volume and sound quality control (for stereo and center speakers).
- 2) Absorption of volume deviation between input sources and improved S / N ratio, for better sound quality, using an AGC circuit.
- 3) Control through I2C BUS serial control.
- Internal pseudo-stereo circuit provides phase-shift matrix surround effect.

● Absolute maximum ratings (Ta = 25°C)


Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	10.0	V
Power dissipation	Pd	1250*	mW
Operating temperature	Topr	− 25 ~ + 75	°C
Storage temperature	Tstg	- 55 ~ + 125	°C

^{*} Reduced by 12.5mW for each increase in Ta of 1°C over 25°C.

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	7.0	_	9.5	V

Block diagram



Pin descriptions

Pin No.	Pin name	Function
1	Rın	Rch input
2	GND	Ground
3	AGCADJ	AGC 0dB adjustment
4	LS1	AGC level sensor 1
5	LS2	AGC level sensor 2
6	Sout	Sch output pin and LPF
7	PS	Phase shift pin (internal resistance: $18k\Omega$)
8	Vref	1 / 2 Vcc
9	STB	Bass shock sound integration
10	RT	Rch Treble fc setting
11	RB	Rch Bass fc setting
12	Rоит	Rch output
13	SRV	Vol Rch shock sound integration
14	SLV	Vol Lch shock sound integration
15	SCL	I ² C communications clock
16	SDA	I ² C communications data

Pin No.	Pin name	Function
17	DAC	Expansion DAC (L / H)
18	SCV	Vol Cch shock sound integration
19	Соит	Cch output
20	Louт	Lch output
21	СВ	Cch Bass fc setting
22	СТ	Cch Treble fc setting
23	LB	Lch Bass fc setting
24	LT	Lch Treble fc setting
25	STT	Treble shock sound integration
26	BGAIN	Bass Mix Gain adjustment
27	MSIN	Mono Sur input
28	Bin	Bass detection LPF operating amplifier input
29	ADD	L + R added output after AGC
30	CIN	Cch input
31	Vcc	Power supply, 9V
32	Lin	Lch input

●Input / output circuits

Pin No.	Pin name	Pin voltage	Zin	1/0	Equivalent circuit	Function
1 30 32	Rin Cin Lin	4.5V	50k	ı	Vcc	Input pins.
12 19 20	Rоит Соит Louт	4.5V	_	0	200 Vcc O O O O O O O O O O O O O O O O O O	Output pins.
3	AGCADJ	_	_	I	Vcc GND	AGC 0dB adjustment pin. This pin is connected to the base of PNP. The current output from this pin is 1μA (Typ.) Max.
4	LS1	_	_	_	Vcc 200 430 2k W	Time constant pin on the side that suppresses the AGC signal level.

Pin No.	Pin name	Pin voltage	Zin	1/0	Equivalent circuit	Function
5	LS2		_	_	200 20k WW	Time constant pin on the side that amplifies the AGC signal level.
6	Ѕоит	4.5V	10k	0	Vcc 200 8 S S S S S S S S S	Serves as both the output pin for the surround and pseudostereo effects, and the LPF pin.
7	PS	_	_	_	Vcc	For the phase-shifter filter for the surround and pseudo-stereo effects.
8	Vref	4.5V	_	_	Vcc	1 / 2 Vcc. This voltage serves as the power supply for the signal system.

Pin No.	Pin name	Pin voltage	Zin	1/0	Equivalent circuit	Function
9 25	STB STT		30k	_	Vcc O A 30k DAC	Integration pins that prevent shock sound when switching the bass and treble levels.
10 22 24	RT CT LT	4.5V	30k	_	Vcc	Treble filter pins for the left, right, and center channels.
11 21 23	RB CB LB	4.5V	30k	_	Vcc	Bass filter pins for the left, right, and center channels.
13 14 18	SRV SLV SCV		30k	_	Vcc Solver DAC	Integration pins that prevent shock sound when switching the volume levels on the left, right, and center channels.

Pin No.	Pin name	Pin voltage	Zin	1/0	Equivalent circuit	Function
15	SCL	_	l	I	Vcc GND	SCL pin for the I ² C BUS. This is the clock pin.
16	SDA	_	_	I	Vcc O GND Control logic	SDA pin for the I ² C BUS. The Acknowledge signal is output from this pin. This is the data pin.
17	DAC	0/5	_	0	74.6k S25.6k GND	0V and 5V output pin that enables control with the I ² C BUS.
26	BGAIN	4.5V	_	_	Solv 10k WW	Gain adjustment pin used to mix the bass on the left and right channels.

Pin No.	Pin name	Pin voltage	Zin	1/0	Equivalent circuit	Function
27	MSin	4.5V	50k	ı	Vcc Solv Solv 12 Vcc	Surround input section for monaural signals in the surround section.
28	Вім	4.5V	50k	I	Solv Begain Bega	Bass signal input to the left and right channels.
29	ADD	4.5V	_	0	10k 200 GND	Incremented output from the left and right channels following AGC.
31	Vcc	9V	_	_	_	Power supply pin.
2	GND	0V	_	_	_	Ground pin.

•Electrical characteristics (unless otherwise noted, Ta = 25°C, Vcc = 9V, f = 1kHz, Rg = 600 Ω , RL = 10 $k\Omega$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Quiescent circuit current	lα	_	35	65	mA	V _{IN} = 0Vrms
Max. output voltage, Rch	Vomr	2.1	2.5	_	Vrms	THD = 1%(©)
Max. output voltage, Lch	Voml	2.1	2.5	_	Vrms	THD = 1%(©)
Max. output voltage, Cch	Vомс	2.1	2.5	_	Vrms	THD = 1%(©)
Voltage gain, Rch	Gvr	- 1.5	0	1.5	dB	VIN = 1Vrms, GVR = 20log (® / VIN)
Voltage gain, Lch	GvL	- 1.5	0	1.5	dB	VIN = 1Vrms, GvL = 20log (® / VIN)
Voltage gain, Cch	Gvc	- 1.5	0	1.5	dB	VIN = 1Vrms, Gvc = 20log (® / VIN)
Total harmonic distortion, Rch	THDR	_	0.01	0.1	%	V _{IN} = 1Vrms
Total harmonic distortion, Lch	THD∟	_	0.01	0.1	%	V _{IN} = 1Vrms
Total harmonic distortion, Cch	THDc	_	0.1	0.3	%	V _{IN} = 1Vrms
Output noise voltage, Rch	Vnor	_	35	70	μVrms	Rg = 0Ω , DIN AUDIO
Output noise voltage, Lch	Vnol	_	35	70	μVrms	$Rg = 0\Omega$, DIN AUDIO
Output noise voltage, Cch	VNOC	_	35	70	μVrms	$Rg = 0\Omega$, DIN AUDIO
Residual noise voltage, Rch	VMNOR	_	3	10	μVrms	$Rg = 0\Omega$, DIN AUDIO
Residual noise voltage, Lch	VMNOL	_	3	10	μVrms	$Rg = 0\Omega$, DIN AUDIO
Residual noise voltage, Cch	V _м NOC	_	3	10	μVrms	$Rg = 0\Omega$, DIN AUDIO
Crosstalk, Rch→Lch	CT _{R-L}	70	78	_	dB	VIN = 1Vrms, CTR-L = 20log ((B) R / (B) L)
Crosstalk, Rch→Cch	CT _{R-C}	70	78	_	dB	VIN = 1Vrms, CTR-c = 20log (B R / B c)
Crosstalk, Lch→Rch	CT _{L-R}	70	78	_	dB	VIN = 1Vrms, CT _{L-R} = 20log (B L / B R)
Crosstalk, Lch→Cch	CT _{L-C}	66	71	_	dB	V _{IN} = 1V _{rms} , CT _{L-c} = 20log (® L / ® c)
Crosstalk, Cch→Rch	CTc-R	70	78	_	dB	VIN = 1Vrms, CTc-R = 20log ((B) c / (B) R)
Crosstalk, Cch→Lch	CTc-L	70	78	_	dB	Vin = 1Vrms, CTc-L = 20log ((B c / (B) L)
Input impedance, Rch	RINR	35	50	65	kΩ	$f_{INR} = 1kHz, V_{IN} = 1Vrms, R_{INR} = \frac{50k \times (\widehat{\mathbb{A}})}{(1 - (\widehat{\mathbb{A}}))}$
Input impedance, Lch	RINL	35	50	65	kΩ	$f_{\text{INL}} = 1 \text{kHz}, \text{ Vin} = 1 \text{Vrms}, \text{ Rinr} = \frac{50 \text{k} \times (\widehat{\mathbb{A}})}{(1 - (\widehat{\mathbb{A}}))}$
Input impedance, Cch	Rinc	35	50	65	kΩ	finc = 1kHz, Vin = 1Vrms, Rinr = $\frac{50k \times \triangle}{(1 - \triangle)}$
Output impedance, Rch	Routr	_	_	50	Ω	foutr = 1kHz, Routr = $\frac{1k \times (0)}{1 - (0)}$
Output impedance, Lch	ROUTL	_	_	50	Ω	foutl = 1kHz, Routl = $\frac{1k \times \textcircled{0}}{1 - \textcircled{0}}$
Output impedance, Cch	Rоитс	_	_	50	Ω	fourc = 1kHz, Routc = $\frac{1k \times \textcircled{0}}{1 - \textcircled{0}}$
Ripple rejection, Rch	RRR	40	53	_	dB	$ \begin{cases} \text{frr} = 100\text{Hz}, \\ \text{Vrr} = 100\text{mVrms}, \end{cases} $
Ripple rejection, Lch	RR∟	40	53	_	dB	$ \begin{cases} \text{frr} = 100\text{Hz}, \\ \text{Vrr} = 100\text{mVrms}, \end{cases} $
Ripple rejection, Cch	RRc	40	53	_	dB	$ \begin{cases} \text{frr} = 100\text{Hz}, \\ \text{Vrr} = 100\text{mVrms}, \end{cases} $
Muting level, Rch	VMUTER	80	90	_	dB	$V_{IN} = 1V_{IMS}$, $V_{MUTER} = 20log \frac{V_{IN}}{\boxed{\mathbb{B}}}$
Muting level, Lch	VMUTEL	80	90	_	dB	$V_{IN} = 1V_{IMS}$, $V_{MUTEL} = 20log \frac{V_{IN}}{\textcircled{B}}$
Muting level, Cch	Vмитес	80	90	_	dB	Vin = 1Vrms, Vmutec = 20log Vin B


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Volume attenuation, Rch	ATTMAXR	80	90	_	dB	$V_{IN} = 1V_{IMS}$, ATT _{MAXR} = $20log \frac{V_{IN}}{\widehat{\mathbb{B}}}$
Volume attenuation, Lch	ATTMAXL	80	90	_	dB	$V_{IN} = 1V_{IMS}$, ATT _{MAXL} = $20log \frac{V_{IN}}{B}$
Volume attenuation, Cch	ATTMAXC	80	90	_	dB	$V_{IN} = 1V_{IMS}$, ATT _{MAXC} = $20log \frac{V_{IN}}{\boxed{B}}$
Channel balance 1, Rch→Lch	CB _{1R-L}	- 1.5	0	1.5	dB	$V_{IN} = 1V_{TMS}$, $CB_{1R-L} = 20log \frac{\stackrel{\textcircled{\tiny B}}{}_{R}}{\stackrel{\textcircled{\tiny B}}{}_{L}}$
Channel balance 1, Rch→Cch	CB _{1R-C}	- 1.5	0	1.5	dB	$V_{IN} = 1V_{rms}$, $CB_{1R-C} = 20log \frac{\stackrel{\textcircled{\tiny B}}{}_{R}}{\stackrel{\textcircled{\tiny B}}{}_{C}}$
Channel balance 1, Lch→Cch	CB _{1L-C}	- 1.5	0	1.5	dB	$V_{IN} = 1V_{rms}$, $CB_{1L-C} = 20log \frac{B}{B} c$
Channel balance 2, Rch→Lch	CB _{2R-L}	- 2.0	0	2.0	dB	$V_{IN} = 1V_{rms}$, $CB_{2R-L} = 20log \frac{\stackrel{\textcircled{\tiny B}}{B}R}{\stackrel{\textcircled{\tiny B}}{B}L}$
Channel balance 2, Rch→Cch	CB ₂ R-C	- 2.0	0	2.0	dB	$V_{IN} = 1V_{rms}$, $CB_{2R-C} = 20log \frac{\stackrel{\textcircled{\tiny B}}{}_{R}}{\stackrel{\textcircled{\tiny B}}{}_{C}}$
Channel balance 2, Lch→Cch	CB ₂ L-C	- 2.0	0	2.0	dB	$V_{IN} = 1V_{rms}$, $CB_{2L-c} = 20log \frac{B}{B} c$
Bass boost gain, Rch	VBMAXR	13	15.5	18	dB	Comparison with f = 100Hz, V _{IN} = 100mVrms, bass flat
Bass boost gain, Lch	VBMAXL	13	15.5	18	dB	Comparison with f = 100Hz, V _{IN} = 100mVrms, bass flat
Bass boost gain, Cch	VВмахс	13	15.5	18	dB	Comparison with f = 100Hz, V _{IN} = 100mVrms, bass flat
Bass cut gain, Rch	VB _{MINR}	- 18	– 15.5	- 13	dB	Comparison with $f = 100Hz$, $V_{IN} = 100mVrms$, bass flat
Bass cut gain, Lch	VBMINL	- 18	– 15.5	- 13	dB	Comparison with f = 100Hz, V _{IN} = 100mVrms, bass flat
Bass cut gain, Cch	VВмінс	- 18	– 15.5	- 13	dB	Comparison with f = 100Hz, V _{IN} = 100mVrms, bass flat
Treble boost gain, Rch	VT _{MAXR}	9	12	15	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
Treble boost gain, Lch	VTMAXL	9	12	15	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
Treble boost gain, Cch	VTMAXC	9	12	15	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
Treble cut gain, Rch	VTMINR	- 15	- 12	- 9	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
Treble cut gain, Lch	VTMINL	- 15	- 12	- 9	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
Treble cut gain, Cch	VTMINC	- 15	- 12	- 9	dB	Comparison with f = 10kHz, V _{IN} = 100mVrms, treble flat
AGC input / output level 1, Rch	VAGC1R	0.7	1	1.4	mVrms	V _{IN} = 1mVrms
AGC input / output level 1, Lch	VAGC1L	0.7	1	1.4	mVrms	V _{IN} = 1mVrms
AGC input / output level 2, Rch	VAGC2R	50	80	110	mVrms	V _{IN} = 50mVrms
AGC input / output level 2, Lch	VAGC2L	50	80	110	mVrms	V _{IN} = 50mVrms
AGC input / output level 3, Rch	VAGC3R	90	130	170	mVrms	V _{IN} = 110mVrms
AGC input / output level 3, Lch	VAGC3L	90	130	170	mVrms	V _{IN} = 110mVrms
AGC input / output level 4, Rch	VAGC4R	160	210	260	mVrms	V _{IN} = 1Vrms



Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
AGC input / output level 4, Lch	VAGC4L	160	210	260	mVrms	V _{IN} = 1Vrms
Total harmonic distortion at AGC ON, Rch	THDAGCR	_	0.4	1	%	V _{IN} = 200mVrms
Total harmonic distortion at AGC ON, Lch	THDAGCL	_	0.4	1	%	V _{IN} = 200mVrms
Max. surround gain, Rch	Vsumaxr	4	6	8	dB	VIN = 100mVrms, VSUMAXR = 20log ® / VIN
Max. surround gain, Lch	VSUMAXL	4	6	8	dB	VIN = 100mVrms, VSUMAXL = 20log (B) / VIN
Min. surround gain, Rch	VSUMINR	0	1	3.5	dB	Vin = 100mVrms, Vsuminr = 20log ® / Vin
Min. surround gain, Lch	Vsuminl	0	1	3.5	dB	Vin = 100mVrms, VsuminL = 20log ® / Vin
Surround gain at Loop ON, Rch	VLPSUR	1.5	4	6.5	dB	$\begin{aligned} &\text{Vin} = 100 \text{mVrms}, \\ &\text{VLPSUR} = 20 \text{log} \textcircled{B} / \text{Vin} \end{aligned}$
Surround gain at Loop ON, Lch	VLPSUL	1.5	4	6.5	dB	VIN = 100mVrms, VLPSUL = 20log ® / VIN
Bass Add ON gain, Rch	VBAONR	7.5	10	12.5	dB	f = 100Hz, V _{IN} = 100mVrms, V _{BAONR} = 20log ® / V _{IN}
Bass Add ON gain, Lch	VBAONL	7.5	10	12.5	dB	$ f = 100 Hz, \ V_{IN} = 100 mVrms, $ $V_{BAONL} = 20 log \ @ / \ V_{IN} $
Pseudo-stereo gain, Rch	VMONR	- 6.5	- 4	- 1.5	dB	VIN = 100mVrms, VMONR = 20log® / VIN
Pseudo-stereo gain, Lch	VMONL	1.5	4	6.5	dB	VIN = 100mVrms, VMONL = 20log (B) / VIN
DAC pin operating voltage 1	VDAC1	4.7	5	5.3	٧	
DAC pin operating voltage 2	VDAC2	_	0	0.3	V	
Suction current at I ² C BUS ACK	lack	2	_	_	mA	
SCL and SDA pin input high level	Vihi	3.5	_	5	V	
SCL and SDA pin input low level	VILO	_	_	0.9	V	

 $[\]boldsymbol{\ast}$ The phases are the same between the input and output signal pins.

Measurement circuit



- ORecommended attachments
- 1) Elements marked with an asterisk
 - Carbon-sheathed resistors: ± 1%
 - Film capacitors: ± 1%
 - Ceramic capacitors: ± 1%
- 2)Unless otherwise noted, the following attachments should be used.
 - Carbon-sheathed resistors: ± 5%
 - Film capacitors: ± 20%

- Fig.1
- Precautions concerning wiring
- 1)A bare ground should be used for GND.
- ②The wiring pattern of the I2C BUS should be separate from that of the analog unit, to avoid crosstalk.
- 3) Parallel positioning of the SCL and SDA lines of the I2C BUS should be avoided wherever possible. If they are adjacent, they should be shielded.

Measurement circuit switch operation

													L	1		0	_ C)	0		0		0	1		0	
																		I ² C				В	US				
Parameter	Symbol					S۷	۷N	10.							S	ele	cte	d a	ddı	es	s / (dat	a				Measurement point
		1	2	3	4	5	6	7	8	9	10	11	0	0	0	1	0	2	0	3	0	4	0	5	0	6	Point
Quiescent circuit current	lα	1		1	1	1	1	1	1	_	1	_	F	F	F	F	F	F	2	0	2	0	0	0	0	С	①
Max. output voltage, Rch	Vomr	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	0	0	0	С	B
Max. output voltage, Lch	Voml	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	0	0	0	С	B
Max. output voltage, Cch	Vомс	1	1	1	1	2	1	1	2	1	1	_	0	0	0	0	F	F	2	0	2	0	0	0	0	С	B
Voltage gain, Rch	Gvr	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	0	0	0	С	B
Voltage gain, Lch	Gvl	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	0	0	0	С	B
Voltage gain, Cch	Gvc	1	1	1	1	2	1	1	2	1	1		0	0	0	0	F	F	2	0	2	0	0	0	0	С	B

LSB

Slave address

MSB

														1	Ι	0	()	0		0		0	1		0	
																		I ² C				В	US				
Parameter	Symbol	L	_				۷N					I				$\overline{}$	-	_	_	_	SS	_	_				Measurement point
Total harmania distantian Dah	TUD	1	2	2	4	5	6	7	8	_	10	11	0	0	0 F	1 F	0	2	0	3	0	4	0	5	0	6 C	©
Total harmonic distortion, Rch	THDR		1		1	1	2	1	1	1	1		0	0			0	0	2	0	2	0	0	0	0	-	©
Total harmonic distortion, Lch	THD∟	1	1	1	2	1	1	2	1	1	1	F	F	F	0	0	0	0	2	0	2	0	0	0	0	С	
Total harmonic distortion, Cch	THDc	1	1	1	1	2	1	1	2	1	1		0	0	0	0	F	F	2	0	2	0	0	0	0	С	©
Output noise voltage, Rch	Vnor	1	1	1	1	1	2	1	1	1	1		0	0	F	F	0	0	2	0	2	0	0	0	0	С	B
Output noise voltage, Lch	VNOL	1	1	1	1	1	1	2	1	1	1		F	F	0	0	0	0	2	0	2	0	0	0	0	С	B
Output noise voltage, Cch	VNOC	1	1	1	1	1	1	1	2	1	1	_	0	0	0	0	F	F	2	0	2	0	0	0	0	С	B
Residual noise voltage, Rch	VMNOR	1	1	1	1	1	2	1	1	1	1		0	0	0	0	0	0	2	0	2	0	0	0	0	С	B
Residual noise voltage, Lch	VMNOL	1	1	1	1	1	1	2	1	1	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	©
Residual noise voltage, Cch	Vмиос	1	1	1	1	1	1	1	2	1	1		0	0	0	0	0	0	2	0	2	0	0	0	0	С	©
Crosstalk, Rch→Lch	CT _{R-L}	1	1	2	1	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	С	B
Crosstalk, Rch→Cch	CT _{R-C}	1	1	2	1	1	1	1	2	1	1		0	0	F	F	F	F	2	0	2	0	0	0	0	С	B
Crosstalk, Lch→Rch	CT _{L-R}	1	1	1	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	С	B
Crosstalk, Lch→Cch	CT _{L-C}	1	1	1	2	1	1	1	2	1	1	_	F	F	0	0	F	F	2	0	2	0	0	0	0	С	B
Crosstalk, Cch→Rch	CT _{C-R}	1	1	1	1	2	2	1	1	1	1	_	0	0	F	F	F	F	2	0	2	0	0	0	0	С	B
Crosstalk, Cch→Lch	CT _{C-L}	1	1	1	1	2	1	2	1	1	1	_	F	F	0	0	F	F	2	0	2	0	0	0	0	С	B
Input impedance, Rch	RINR	1	2	2	1	1	1	1	1	1	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	(A)
Input impedance, Lch	RINL	1	2	1	2	1	1	1	1	1	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	(A)
Input impedance, Cch	Rinc	1	2	1	1	2	1	1	1	1	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	(A)
Output impedance, Rch	Routr	1	1	1	1	1	2	1	1	2	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	D
Output impedance, Lch	Routl	1	1	1	1	1	1	2	1	2	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	D
Output impedance, Cch	Rоитс	1	1	1	1	1	1	1	2	2	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	0
Ripple rejection, Rch	RRR	2	1	1	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	0	0	0	С	B
Ripple rejection, Lch	RR∟	2	1	1	1	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	0	0	0	С	B
Ripple rejection, Cch	RRc	2	1	1	1	1	1	1	2	1	1	_	0	0	0	0	F	F	2	0	2	0	0	0	0	С	B
Muting level, Rch	VMUTER	1	1	2	1	1	2	1	1	1	1	_	F	F	F	F	F	F	2	0	2	0	0	0	0	Е	B
Muting level, Lch	VMUTEL	1	1	1	2	1	1	2	1	1	1	_	F	F	F	F	F	F	2	0	2	0	0	0	0	Е	B
Muting level, Cch	Vмитес	1	1	1	1	2	1	1	2	1	1	_	F	F	F	F	F	F	2	0	2	0	0	0	0	Е	B
Volume attenuation, Rch	ATTMAXR	1	1	2	1	1	2	1	1	1	1	_	0	0	0	0	0	0	2	0	2	0	0	0	0	С	B
Volume attenuation, Lch	ATTMAXL	1	1	1	2	1	1	2	1	1	1		0	0	0	0	0	0	2	0	2	0	0	0	0	С	B
Volume attenuation, Cch	ATTMAXC	1	1	1	1	2	1	1	2	1	1		0	0	0	0	0	0	2	0	2	0	0	0	0	С	B
Channel balance 1, Rch→Lch	CB _{1R-L}	1	1	2	2	1	2/	1/	1	1	1		F	F	F	F	0	0	2	0	2	0	0	0	0	С	B
Channel balance 1, Rch→Cch	CB _{1R-C}	1	1	2	1	2	2/	1	1/	1	1		0	0	F	F	F	F	2	0	2	0	0	0	0	С	(B)
Channel balance 1, Lch→Cch	CB _{1L-C}	1	1	1	2	2	1	2/	1/	1	1		F	F	0	0	F	· F	2	0	2	0	0	0	0	С	(B)
Channel balance 2, Rch→Lch	CB _{2R-L}	1	1	2	2	1	2/	1 /	1	1	1		3	3	3	3	0	0	2	0	2	0	0	0	0	С	(B)
Channel balance 2, Rch→Cch	CB ₂ R-C	1	1	2	1	2	2/	1	1/	1	1		0	0	3	3	3	3	2	0	2	0	0	0	0	С	(B)
	ODZR-C	<u> </u>	Ľ	_	L'	_	2	2/	1/	Ľ	Ľ	F	٦	"	-	J		J	_	J	_	J	۲	J	۲	۲	



1 1

3 3 0 0 3 3 2 0 2 0 0 0 0 C

0 0 F F 0 0 7 F 2 0 0 0 C

B

 $^{\scriptsize{(B)}}$

1 2/1/

2 1 1 1 1

1 1 1 2 2

1 1 2 1 1

CB₂L-C

VBMAXR

Channel balance 2, Lch→Cch

Bass boost gain, Rch

		Sla	ve ac	dres	<u>s_</u>				
MS	SB -							LS	SB
	1	0	0	0	0	0	1	0	
									-


																			I ² C				B	US				
Bass boost gain, Lch VBMoxc 1 1 2 1 1 2 1 1 1 1 - F F O 0 0 0 7 F 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Parameter	Symbol					sv	۷N	١٥.								Sel		_		dre	ss /						Measurement
Bass cout gain, Cch VBMoxc 1 1 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 2 1		-	1	2	3	4	5	6	7	8	9	10	11	0	0	0	1	0	2	0	3	0	4	0	5	0	6	point
Bass cut gain, Rch	Bass boost gain, Lch	VBMAXL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	7	F	2	0	0	0	0	С	B
Bass cut gain, Lch	Bass boost gain, Cch	VВмахс	1	1	1	1	2	1	1	2	1	1	_	0	0	0	0	F	F	7	F	2	0	0	0	0	С	B
Bass cut gain, Cch	Bass cut gain, Rch	VBMINR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	0	0	2	0	0	0	0	С	B
Treble boost gain, Rch	Bass cut gain, Lch	VBMINL	1	1	1	2	1	1	2	1	1	1		F	F	0	0	0	0	0	0	2	0	0	0	0	С	B
Treble boost gain, Lch VTMAXL 1 1 1 1 1 2 1 1 1 2 1 1 1 1 1 1 2 1 1 1 0 0 0 0	Bass cut gain, Cch	VВмінс	1	1	1	1	2	1	1	2	1	1	_	0	0	0	0	F	F	0	0	2	0	0	0	0	С	B
Treble boost gain, Cch	Treble boost gain, Rch	VTMAXR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	7	F	0	0	0	С	B
Treble out gain, Reh VTmns 1 1 2 1 1 2 1 1 2 1 1 1 1 - 0 0 6 F F 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Treble boost gain, Lch	VTMAXL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	7	F	0	0	0	С	B
Treble cut gain, Lch VTMINL I 1 1 2 1 1 2 2 1 1 1 1 - F F O 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Treble boost gain, Cch	VTMAXC	1	1	1	1	2	1	1	2	1	1	_	0	0	0	0	F	F	2	0	7	F	0	0	0	С	B
Treble cut gain, Cch VTMINC I 1 1 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 0 0 0 0	Treble cut gain, Rch	VTMINR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	0	0	0	0	0	С	B
AGC input / output level 1, Rch	Treble cut gain, Lch	VTMINL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	0	0	0	0	0	С	B
AGC input / output level 1, Lch	Treble cut gain, Cch	VTMINC	1	1	1	1	2	1	1	2	1	1	_	0	0	0	0	F	F	2	0	0	0	0	0	0	С	B
AGC input / output level 2, Rch	AGC input / output level 1, Rch	V _{AGC1R}	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
AGC input / output level 2, Lch	AGC input / output level 1, Lch	VAGC1L	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
AGC input / output level 3, Rch	AGC input / output level 2, Rch	V _{AGC2R}	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
AGC input / output level 3, Lch VAGC3L 1	AGC input / output level 2, Lch	VAGC2L	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
AGC input / output level 4, Rch	AGC input / output level 3, Rch	V _{AGC3R}	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
AGC input / output level 4, Lch	AGC input / output level 3, Lch	VAGC3L	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
Total harmonic distortion at AGC ON, Rch THDAGCR	AGC input / output level 4, Rch	V _{AGC4R}	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
Total harmonic distortion at AGC ON, Lch THDAGCL 1	AGC input / output level 4, Lch	VAGC4L	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	B
Max. surround gain, Rch Vsumaxr 1 1 2 1	Total harmonic distortion at AGC ON, Rch	THDAGCR	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	©
Max. surround gain, Lch VSUMAXL 1 1 1 2 1 1 2 1 1 1 1 1 1 1 1 1 2 1 0 0 0 0	Total harmonic distortion at AGC ON, Lch	THDAGCL	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	0	0	0	1	©
Min. surround gain, Rch Vsumink 1 1 2 1 1 2 1 1 1 2 1 1 1 1 1 1 1 2 0 0 0 F F 0 0 2 0 2 0 2 0 0 0 0 0 0 0	Max. surround gain, Rch	VSUMAXR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	С	F	0	0	B
Min. surround gain, Lch Vsuminl 1 1 1 1 2 1 1 2 1 1 1 2 1 1 1 2 1 1 1 2 1 0 0 0 0	Max. surround gain, Lch	VSUMAXL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	С	F	0	0	B
Surround gain at Loop ON, Rch VLPSUR 1	Min. surround gain, Rch	VSUMINR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	С	0	0	0	B
Surround gain at Loop ON, Lch VLPSUL 1	Min. surround gain, Lch	Vsuminl	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	С	0	0	0	B
Bass Add ON gain, Rch	Surround gain at Loop ON, Rch	VLPSUR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	D	6	0	0	B
Bass Add ON gain, Lch	Surround gain at Loop ON, Lch	VLPSUL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	D	6	0	0	B
Pseudo-stereo gain, Rch	Bass Add ON gain, Rch	VBAONR	1	1	2	1	1	2	1	1	1	1	_	0	0	F	F	0	0	2	0	2	0	0	0	1	0	B
Pseudo-stereo gain, Lch VMONL 1 1 2 2 1 1 2 1 1 1 — F F F F 0 0 2 0 2 0 2 0 A F 0 0 8 DAC pin operating voltage 1 VDAC1 1 1 1 1 1 1 1 1 1 1 2 2 0 0 0 0 0 0 0 0	Bass Add ON gain, Lch	VBAONL	1	1	1	2	1	1	2	1	1	1	_	F	F	0	0	0	0	2	0	2	0	0	0	1	0	B
DAC pin operating voltage 1	Pseudo-stereo gain, Rch	VMONR	1	1	2	2	1	2	1	1	1	1	_	F	F	F	F	0	0	2	0	2	0	Α	F	0	0	B
DAC pin operating voltage 2	Pseudo-stereo gain, Lch	VMONL	1	1	2	2	1	1	2	1	1	1	_	F	F	F	F	0	0	2	0	2	0	Α	F	0	0	B
Suction current at I ² C BUS ACK IACK 1	DAC pin operating voltage 1	VDAC1	1	1	1	1	1	1	1	1	1	2	1	0	0	0	0	0	0	2	0	2	0	0	0	2	0	H
SCL and SDA pin input high level VIHI 1 1 1 1 1 1 1 1 1 1 1 1 1 0 E E E	DAC pin operating voltage 2	VDAC2	1	1	1	1	1	1	1	1	1	2	2	0	0	0	0	0	0	2	0	2	0	0	0	0	0	H
	Suction current at I ² C BUS ACK	lack	1	1	1	1	1	1	1	1	1	1	<u> </u>															G
	SCL and SDA pin input high level	Vihi	1	1	1	1	1	1	1	1	1	1	_															® ®
	SCL and SDA pin input low level	VILO	1	1	1	1	1	1	1	1	1	1	_															E F



Data setting methods

(1) I2C BUS timing

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency range	FscL	0	_	100	kHz
The HIGH period of the clock	thigh	4	_	_	μs
THe LOW period of the clock	tLow	4.7	_	_	μs
SCL rise time	tr	_	_	1	μs
SCL fall time	tf	_	_	0.3	μs
Set-up time for start condition	tsu; STA	4.7	_	_	μs
Hold time for start condition	thd; STA	4	_	_	μs
Set-up time for stop condition	tsu; STO	4.7	_	_	μs
Time bus must be free before a new transmission can start	tbur	4.7	_	_	μs
Set-up time DATA	tsu; DAT	250	_	_	ns



^tSU; STA = start code set-up time.

^tHD; STA = start code hold time.

^tSU; STO = stop code set-up time.

^tBUF = bus free time.

^tSU; DAT = data set-up time.

^tHD; DAT = data hold time.

Fig.2 Timing requirements for I²C BUS

The above characteristics are logical values in the IC design, and are not guaranteed based on the shipping inspection. Any problems that may arise will be handled through mutual discussion in good faith.



(2) I2C BUS format

	MSB	LSB		MSB LSE	3	MSB LSB		
S	Slave Address		Α	Selected Address	Α	Data	А	Р
1bit	8bit	•	1bit	8bit	1bit	8bit	1bit	1bit

- S = Start condition (recognition of start bit)
- Slave Address = Recognition of IC. First 7 bits may consist of any data. The last bit must be LOW for writing purposes.
- A = Acknowledge bit (recognition of recognition response)
- Selected Address = Selection of volume, bass, treble, or matrix surround.
- Data = Various items of volume and sound quality data.
- P = Stop condition (recognition of stop bit)

(3) Interface protocol

1) Basic format

S	Slave Address		Α	Selected Address	А	Data	Α	Р
	MSB	LSB		MSB LSI	3	MSB LSB		

2) Auto increment (the selected address is incremented (+1) by the number of data)

S	Slave Address		Α	Selected Address		Α	Data 1, Da	ta 2,, Data N	Α	Р
	MSB	LSB		MSB	LSB		MSB	LSB		

(Examples) ① Data 1 is set as the data of the address specified by the "Selected Address" parameter.

- 2) Data 2 is set as the data of the address specified by the "Selected Address" parameter + 1.
- (3) Data 3 is set as the data of the address specified by the "Selected Address" parameter + N.

3) Configuration which cannot be transmitted (in this case, only selected address 1 is set)

S	Slave Address	Α	Selected Address 1	Α	Data	Α	Selected Address 2	А	Data	Α	Р
	MSB LSB		MSB LSB		ASB IS	B	MSB LSB	М	SB IS	B	

CAUTION: If Selected Address 2 was sent as data following the data parameter, the contents will be recognized as data, and not as Selected Address 2.

BH3866A

(4) BH3866AS slave address

_	MSB							LSB
_	A6	A5	A4	A3	A2	A1	A0	R/W
_	1	0	0	0	0	0	1	0

The above slave address has been registered with Philips Corporation.

(5) Selected addresses

-	Set item	MSB			Selected	address			LSB
	Set item	A7	A6	A5	A4	А3	A2	A1	A0
0	Lch volume	0	0	0	0	0	0	0	0
1	Rch volume	0	0	0	0	0	0	0	1
2	Cch volume	0	0	0	0	0	0	1	0
3	Tone (bass)	0	0	0	0	0	0	1	1
4	Tone (treble)	0	0	0	0	0	1	0	0
5	Surround	0	0	0	0	0	1	0	1
6	AGC	0	0	0	0	0	1	1	0

When sending continuous data, the auto increment function moves through the selected addresses in the following sequence.

$$> 0 \longrightarrow 1 \longrightarrow 2 \longrightarrow 3 \longrightarrow 4 \longrightarrow 5 \longrightarrow 6 \longrightarrow$$

(6) Data

	Selected address	MSB			Da	ata			LSB
	Set item	A7	A6	A5	A4	A3	A2	A1	A0
00H	Lch volume				Lch	Vol			
01H	Rch volume				Rch	Vol			
02H	Cch volume				Cch	Vol			
03H	Tone (bass)	*			L/R/	C Bass			
04H	Tone (treble)	*			L/R/C	C Treble			
05H	Surround	SON	SSTE	SMON	LOOP	Surround	d effect		
06H	AGC	*	*	DAC	BASS	CSEL	CON	MUTE	AGC

Selected address	Contents				
	Volume:				
00H	all H:	ATT 0dB			
02H	all L: – ∞ (95dB)				
	1.0dB step level				
03H	Bass / Tre:				
Ì	all H: Max. (FULL BOOST)				
04H	all L: N	Min. (FULL CUT)			
-	Surr effect:	(Broad gain adjustment)			
	all H: Max. (15dB)				
	all L: Min. (0dB) 1dB step				
05H	· LOOP	H: on / L: off	Switch that varies the stage of the phase shift		
	·SSTE	H: on / L: off	ON / OFF switch for (L - R) signal (stereo surround)		
	·SMON	H: on / L: off	ON / OFF switch for (L + R) signal (pseudo-stereo)		
	·SON	H: on / L: off	ON / OFF switch for surround effect		
	· Mute	H: on / L: off	Muting switch		
06H	· AGC	H: on / L: off	AGC ON / OFF switch		
	·BASS	H: mix on / L: mix off	Low-pitch range mixing switch		
	· CSEL	H: C on / L: C off	Selector switch for CIN input of COUT output or (L + R) signal		
	· CON	H: H out / L: L off	Switch that selects whether or not COUT is output		
	· DAC	H: H out / L: L out	0V or 5V output switch		

(7) Volume and amount of attenuation (reference examples)

ATT (dB)	DATA (HEX)	
0	FF	
- 1	C4	
-2	AD	
-3	9F	
- 4	93	
- 5	8A	
- 6	82	
-7	7B	
-8	75	
- 9	6F	
- 10	6A	
- 11	66	
	61	
- 13	5D	
- 14	5A	
– 15	56	
- 16	53	
	50	
– 18	4D	

ATT (dB)	DATA (HEX)
- 19	4A
- 20	48
- 22	43
- 24	3E
- 26	3A
- 28	36
- 30	33
- 32	30
- 34	2D
- 36	2A
- 38	27
- 40	25
- 42	23
- 44	21
- 46	1F
- 48	1D
- 50	1B
- 52	19
	18

DATA (HEX)
16
15
14
13
12
10
0F
0E
0D
0C
0B
09
00

CAUTION: The settings in the above table are reference values. When using them, make sure values are confirmed carefully before being set.

(8) Bass and treble gain settings (reference examples)

Step	I ² C DATA (HEX)	Bass Gain (dB)	Treble Gain (dB)
15	7F	15.9	12.0
14	36	15.2	11.2
13	34	14.3	10.4
12	32	13.0	9.2
11	31	12.2	8.5
10	30	11.3	7.6
9	2F	10.4	6.8
8	2E	9.3	5.8
7	2D	8.0	4.8
6	2C	6.7	3.8
5	2B	5.3	2.9
4	2A	4.0	2.0
3	29	2.9	1.4
2	28	1.8	0.8
1	27	1.1	0.4
0	20	0.0	0.0

Step	I ² C DATA (HEX)	Bass Gain (dB)	Treble Gain (dB)
– 1	18	- 1.5	- 0.8
-2	17	- 2.4	- 1.3
- 3	16	- 3.4	- 2.0
-4	15	- 4.6	- 2.8
- 5	14	- 5.8	- 3.7
- 6	13	- 7.1	- 4.7
-7	12	- 8.3	- 5.7
-8	11	- 9.5	- 6.6
- 9	10	- 10.6	- 7.5
- 10	0F	- 11.5	- 8.3
- 11	0E	- 12.3	- 9.0
- 12	0D	- 13.0	- 9.6
– 13	0B	- 14.2	- 10.6
– 14	09	- 15.0	- 11.3
– 15	00	- 15.6	- 11.8

Table 5: Tone microcomputer data (the gain value is given as a guide).

CAUTION:

- (1) The gain values given in the table above for treble and bass data are the data when the filter constant is specified such that the peak and bottom values on the frequency characteristic diagram will be at the maximum and minimum gain levels.
- (2) The settings in the above table are reference values. When using them, make sure values are confirmed carefully before being set.

Application example




Fig.3

Operation notes

(1) Operating power supply voltage range

Within the operating power supply voltage range, operation of the basic circuit functions is guaranteed for the ambient operating temperature, but when using the product, be sure that settings for constants and elements, voltage settings, and temperature settings are carefully confirmed.

(2) Operating temperature


Within the recommended operating voltage range, operation of the circuit functions is guaranteed for the operating temperature range. Be aware that power dissipation conditions are related to the temperature. Also, except for conditions determined by electrical characteristics within this range, the rated values for electrical characteristics cannot be guaranteed, but the essential functions are maintained.

(3) Application example

We guarantee the application circuit design, but recommend that you thoroughly check its characteristics in actual use. If you change any of the external component values, check both the static and transient characteristics of the circuit, and allow sufficient margin in your selections to take into account variations in the components and ICs.

Note that Rohm has not fully investigated patent rights regarding this product.

(4) Bass filter for tone control




· Determining cutoff frequencies

$$f_{C1} = \frac{1}{2\pi C_1 R_1} = \frac{1}{2\pi C_1 \times 30k}$$

At a frequency of fc1, the LPF will be -3dB.

(5) Treble filter for tone control



(6) Setting the AGC level

The AGC level is set by the voltage divider between voltage Vcc and GND. A gain of 0dB voltage should be used in the range of 100mVrms to 400mVrms.




Fig. 6 (Reference data) AGC characteristic




Fig. 7 (Reference data) Relation between AGCADJ voltage and gain 0dB voltage

(7) Determining the external LS1 (pin 4) and LS2 (pin 5) for the AGC




Fig.8 Suppressing phase detecting circuit





Fig.9 Amplifying phase detection circuit

• Attack time: $R_{02} \times C_2$ • Recovery time: $R_{L2} \times C_2$

The attack and recovery times should be determined based on the internal resistors in the IC and on the external capacitor and resistor. The internal resistors are $R_{01}=430\Omega$ and $R_{02}=20k\Omega$ (Typ.). Reducing the constant of the C_2 capacitor of LS2 shifts the point where amplification begins in the direction of a lower input voltage. The distortion ratio changes as well, in the direction of worse distortion. Reducing the constant of the C_1 capacitor of LS1 causes worse distortion. Increasing the resistance value of RL1 causes the amount of suppression to decrease.

(8) Attachment of external SOUT (pin 6) of surround section L.P.F.



Amplifier which determines level of surround effect

Fig.10

$$f_1 = \frac{1}{2\pi C R_2}$$

$$f_2 = \frac{1}{2\pi C (R_1 + R_2)}$$

$$A_1 = \frac{R_2}{R_1 + R_2}$$

 $A_2 = 1$




Fig.11

Frequency (Hz)

(9) External PS (pin 7) of the phase shifter

f2




Fig.12

The resistance in the IC is $18k\Omega$ (Typ.). $\varphi = -2tan^{-1} (2\pi f R_1 C_1)$

(10) Surround and pseudo-stereo effects

1) Surround

 Δt : Time of delay caused by phase shifter

P: Amount attenuated at phase shifter stage

E: Amount of surround effect




Fig.13

2) Pseudo-stereo effect




Fig.14

The internal blocks in the IC for the surround and pseudo-stereo effects are configured as shown above. The feeling of the surround location and the stereo feeling of the pseudo-stereo effect can be changed by varying the amount of the effect. Also, the loop switch can be turned on to create a pseudo-increase in the number of phase shifter stages. Raising the gain of the effect level with the loop switch on causes instability, however, so the level of the effects should be kept at around 6dB or below. In order to prevent a popping sound when switching between the surround and pseudo-stereo effects, the switch on the stereo surround side of the SSTE should be left in the ON position.

(11) The level of the surround effect


The level of the surround effect can be varied between 0 and 15dB, using I²C BUS data. Please be aware, however, that this gain is not the total gain between input and output. In precise terms, it specifies the effect level control range of the surround signal for the SOUT pin. (With single-side input and the stereo / surround effects: Vcc = 9V, f = 1kHz, Vin = 100mVrms, $Ta = 25^{\circ}C$.)

(12) Pin 17 (DAC) output

Setting the DAC command for the I²C BUS to HIGH enables 5V output, and setting it to LOW enables 0V output.

(13) BASS command

Creating an external LPF with the signals (L + R) output from ADD (pin 29) and inputting those signals to BIN (pin 28) enables configuration of a low-pitch amplification circuit. This switch serves as the I^2C BUS bass command. The gain for the amplifier can be set through the external resistance, using BGAIN (pin 26).



$$Gain = 20log \frac{10k + R_1}{R_1}$$

(14) The necessity for Cch and the application

If there are only a left and right speaker, moving slightly to the left or right of the television set causes a difference in the sound paths, and a characteristic trough from 500Hz to 2kHz is created by the ensuing interference, producing a muffled or contained sound. Also, listeners positioned to the left or right hear the sounds from the closest speaker causing the positions of the image and sound to not match. Due to their setup, low-pitched sounds are produced more easily from the left and right speakers. However, in front of the speakers, because the placement of the speakers directs the sound in a cone-shaped direction, traveling along the sides of the television, a "port" effect results and the sound becomes muffled. To solve this problem, a center speaker is provided, and assuming this speaker is attached directly to the center grille, the orientation and clarity are improved significantly. Also, as a center channel application, this can be used to adjust the microphone mixing level. enabling use of the set as a karaoke set.

(15) Noise when the step is switched

In the application circuit example, using the SRV, SLV, SCV, STB, and STT pins as an example, constants are provided for each. These constants change depending on the signal level setting, the mounting wiring pattern, and other factors. Careful consideration should be given to the constants before they are determined. An internal equivalent circuit is shown below. (A primary integration circuit is set, so that changes are implemented slowly.)




Fig.16	
	R value (kΩ)
SRV, SLV, SCV, STB, STT	30

(16) Level settings for volume and tone

In this databook, values are noted for the control serial data in relation to the amount of attenuation or gain, as reference values. Since the internal D / A converter is configured on the R-2R system, data exists in locations where there are no continuous changes between one item of data and the next. This can be used where detailed settings are required. However, the volume must be set within eight bits (256 steps), and the tone

within seven bits (64 + 1 step).

(17) I2C BUS control

High-frequency digital signals are input to the SCL and SDA pins, so the wiring and wiring patterns must be arranged in such a way that they do not interfere with the analog signal system line.

(18) Power On Reset

When the power supply is turned on, an internal circuit carries out an initialization within the IC. When the power supply is turned on, the volume levels of the left, right, and center channels are set to $-\infty$, and the DAC output (pin 17) is set to 0V. Once it has been turned on, if the power supply is turned off and then immediately turned on again, if there is any residual load on the capacitor, there may be cases when the status described above does not occur. If this happens, operation should be carried out with the muting function on, until an I²C BUS command is transmitted.

(19) Vref (pin 8) capacitor


A capacitance of $100\mu F$ is recommended for the power supply filter attached to V_{REF} . If this capacitance is set too low, the minimum attenuation level of the volume deteriorates. Crosstalk also tends to deteriorate. The IC contains internal pre-charge and discharge circuits for the capacitor attached to Vref.

(20) Excessive input

Steps have been taken with this product to avoid a situation in which, if a signal is input which exceeds the maximum input voltage for the LIN, RIN, and CIN pins, a rebound waveform is produced even if hard clipping of the output signal is implemented. Consequently, there is no need to worry that the listener will hear distorted sound because of a rebound waveform.

(21) Request concerning the fundamental design


Due to its pin layout, it is difficult to remove crosstalk from the left channel to the center channel in this IC. This is because the output signal at LOUT (pin 20) overlaps the capacitance coupling of CB (pin 21) and CT (pin 22). This should be given adequate consideration in the fundamental design of the set, when the pattern is laid out. The following illustration shows an example of countermeasures.




(22) Relation with the BH3865S

The BH3866AS and BH3865S are pin compatible, and share some of the same selected address and data parameters for the I²C BUS. Therefore, the same substrates and software can be shared at the product planning stage.

Electrical characteristic curves








Fig. 17 Quiescent current vs. power supply voltage

Fig. 18 Total harmonic distortion vs. input voltage

Fig. 19 Output gain vs. frequency

External dimensions (Units: mm)

